VERILOG_SOURCES += $(SPINALROOT)/RiscvTesterUncached.v
TOPLEVEL=RiscvTesterUncached
MODULE=RiscvTesterUncached

include ../../common/Makefile.sim